Freescale Semiconductor /MK81F25615 /LMEM /PCCLCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PCCLCR

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (0)LGO 0CACHEADDR0 (0)WSEL 0 (0)TDSEL 0 (LCIVB)LCIVB 0 (LCIMB)LCIMB 0 (LCWAY)LCWAY 0 (00)LCMD 0 (0)LADSEL 0 (0)LACC

LGO=0, LACC=0, LADSEL=0, WSEL=0, LCMD=00, TDSEL=0

Description

Cache line control register

Fields

LGO

Initiate Cache Line Command

0 (0): Write: no effect. Read: no line command active.

1 (1): Write: initiate line command indicated by bits 27-24. Read: line command active.

CACHEADDR

Cache address

WSEL

Way select

0 (0): Way 0

1 (1): Way 1

TDSEL

Tag/Data Select

0 (0): Data

1 (1): Tag

LCIVB

Line Command Initial Valid Bit

LCIMB

Line Command Initial Modified Bit

LCWAY

Line Command Way

LCMD

Line Command

0 (00): Search and read or write

1 (01): Invalidate

2 (10): Push

3 (11): Clear

LADSEL

Line Address Select

0 (0): Cache address

1 (1): Physical address

LACC

Line access type

0 (0): Read

1 (1): Write

Links

() ()